Abstract. We identify and analyze different classes of schedules for VLIW processors. The classes are induced by various common techniques for generating or enumerating them, such as integer linear programming or list scheduling with backtracking. In particular, we study the relationship between VLIW schedules and their equivalent linearized forms (which may be used, e.g., with superscalar processors), and we identify classes of VLIW schedules that can be created from a linearized form using an in-order VLIW compaction heuristic, which is just the static equivalent of the dynamic instruction dispatch algorithm of in-order issue superscalar processors. We also show that, in certain situations, certain schedules generally cannot be constructed by incremental scheduling algorithms that are based on topological sorting of the data dependence graph. We summarize our findings as a hierarchy of classes of VLIW schedules. These results can sharpen the interpretation of the term "optimality" used with various methods for optimal VLIW scheduling, and may help to identify classes that can be safely ignored when searching for a time-optimal schedule.
Introduction
Instruction scheduling is the task of mapping each instruction of a program to a point (or set of points) of time when it is to be executed, such that constraints implied by data dependences and limited resource availability are preserved. For RISC and superscalar processors with dynamic instruction dispatch, it is sufficient if the schedule is given as a linear sequence of instructions, such that the information about the issue time and the functional unit can be inferred by simulating the dispatcher's behavior. The goal is usually to minimize the execution time while avoiding severe constraints on register allocation. Alternative goals for scheduling can be minimizing the number of registers (or temporary memory locations) used, or the energy consumed.
The problem of finding a time-optimal schedule, i.e., a schedule that takes a minimum number of clock cycles to execute, is NP-complete for almost any nontrivial target Table 1 . Some differences in the assembler-level programming model of RISC, superscalar, and VLIW architectures (adapted from [27] and [12] architecture [1, 7, 15, 24, 25] except for certain combinations of very simple target processor architectures and tree-shaped dependency structures [2, 5, 6, 11, 16, 21, 23, 26] . In many cases, simple heuristics such as greedy list scheduling work well enough to obtain a schedule with decent performance. In some cases, however, the user is willing to afford spending a significant amount of time in optimizing the code, such as in the final compilation of time-critical parts in application programs for DSPs.
For the general case of DAG-structured dependences, various algorithms for timeoptimal local instruction scheduling have been proposed, based on integer linear programming [13, 18, 30, 32] , branch-and-bound [8, 14, 31] , and constraint logic programming [3] . Also, dynamic programming can been used for time-optimal scheduling of basic blocks up to a certain size [29, 20] .
In this paper, we consider in-order issue superscalar processors and VLIW processors (with a single general-purpose register file where each register is equally accessible to each instruction). An extension to clustered VLIW processors (with multiple register files, each one connected to a specific subset of the functional units) is possible, but requires to simultaneously consider the partitioning of data and operations across the clusters. For simplicity, we omit this scenario here and refer instead to our general dynamic programming method for integrated code generation for clustered VLIW processors described elsewhere [20] .
The remainder of this paper is organized as follows: Section 2 introduces basic terminology. Section 3 describes the various classes of VLIW schedules. Section 4 discusses the limitations imposed on scheduling by instruction selection decisions, and Section 5 concludes.
Background

A general model of instruction-level parallel target processors
We assume that we are given an in-order issue superscalar or a VLIW processor with f resources U 1 ::: U f , which may be functional units or other limited resources such as internal buses.
The 
the set of all (statically legal) schedules. Usually, for all these subset relations holds inequality, because some combinations of instructions within a long instruction word or in a subsequence of long instruction words may be illegal as they need to find data in specific places or would subscribe to the same resource at the same time.
For a VLIW processor, the contents of all u i at any time corresponds directly to a legal long instruction word. In the case of a superscalar processor, it corresponds to the instructions issued at that time as resulting from the dynamic instruction dispatcher's interpretation of a given linear instruction stream.
Beyond an issue unit time slot at the issue time, an instruction usually needs one or several resources, at issue time or later, for its execution. For each instruction y issued at time (clock cycle) t, the resources required for its execution at time t, t + 1 , ... can be specified by a reservation table [10] , a bit matrix o y with o y (i j ) = 1 iff resource i is occupied by y at time t + j . Let O i = max y fj : o y (i j ) = 1 g denote the latest occupation of resource i for any instruction. For simplicity, we assume that an issue unit is occupied for one time slot per instruction issued.
An instruction y 2 V may read and/or write registers and/or memory locations in certain clock cycles during its execution. For each instruction y, information on the clock cycles (relative to issue time) for reading operands and for writing a result (the latter is usually referred to as the latency of y) is given, for instance, in a formal architecture description used in a retargetable code generator. For any data dependence from an instruction y to an instruction y 0 , there is thus a well-defined delay`(y y 0 ) of clock cycles that must pass between the issue time of y and the earliest possible issue time of y 0 . Hence,`(y y 0 ) annotates the edge (y y 0 ) in the data dependence graph. For instance, in the case of a data flow dependence y y 0 , the result of instruction y issued at time t is available for instructions y 0 issued at time t +`(y y 0 ) or later. A somewhat more detailed modeling of latency behavior for VLIW processors is given e.g. by Rau et al. [28] .
Scheduling
We are given a target-level basic block (i.e., instruction selection has already been performed). For basic blocks, the data dependences among the instructions form a directed acyclic graph (DAG) G = ( V E ). In the following, let n = jV j denote the number of nodes (instructions) in the DAG.
A target schedule (or just schedule for short) is a mapping s from the set of time slots in all issue units, f1 : : : ! g N, to instructions such that s i j denotes the instruction issued to unit u i at time slot j . Where no instruction is issued to u i at time slot j , s i j is defined as , meaning that u i is idle. If an instruction s i j produces a value that is used by an instruction s i 0 j 0 , it must hold j 0 j +`(s i j ). This notion of time-optimality requires a precise characterization of the solution space of all target schedules that are to be considered by the optimizer. In Section 3 we will define several classes of schedules according to how they can be linearized and recompacted into explicitly parallel form by various compaction strategies, and discuss their properties. This classification will allow us to a-priori reduce the search space, and it will also illuminate the general relationship between VLIW schedules and linear schedules for (in-order-issue) superscalar processors.
Classes of VLIW schedules
In a target schedule s, consider any (non-NOP) instruction s i j issued on an issue unit u i at a time j 2 f 0 ::: (s)g. Let e denote the earliest issue time of s i j as permitted by data dependences; thus, e = 0 if s i j does not depend on any other instruction. Obviously, e j . We say that s i j is tightly scheduled in s if, for each time slot k 2 fe e + 1 ::: j ; 1g, there were a resource conflict with some instruction issued earlier than time j if s i j were issued (to u i ) already at time k.
Note that this definition implicitly assumes forward scheduling. A corresponding construction for backward scheduling is straightforward.
Greedy schedules
An important subclass of target schedules are the so-called greedy schedules where each instruction is issued as early as data dependences and available resources allow, given the placement of instructions issued earlier. 
Strongly linearizable schedules and in-order compaction
A schedule s is called strongly linearizable if for all times j 2 f 0 ::: (s)g where at least one (non-NOP) instruction is issued, at least one of these instructions s i j 6 = , i 2 f 1 : : : ! g, is tightly scheduled.
The definition implies that every greedy schedule is strongly linearizable. The target schedules in Figure 1 (i) and (ii) are strongly linearizable. The schedule in Figure 1 (ii) is not greedy because instruction b is not tightly scheduled. The schedule in Figure 1 (iii) is not strongly linearizable because instruction b, which is the only instruction issued at time 2, is not tightly scheduled.
Any strongly linearizable schedule s can be emitted for an in-order issue superscalar processor without insertion of explicit NOP instructions to control the placement of instructions in s. We can represent each strongly linearizable schedule s by a sequence In the reverse direction, we can reconstruct a strongly linearizable schedule s from a linearized form s by a method that we call in-order compaction, where instructions are placed on issue units in the order they appear in s, as early as possible by resource requirements and data dependence, but always in nondecreasing order of issue time. In other words, there is a nondecreasing "current" issue time t such that all instruction words issued at time 1,...,t ; 1 are already closed, i.e., no instruction can be placed there even if there should be a free slot. The instruction word at time t is currently open for further insertion of instructions, and the instruction words for time t + 1 and later are still unused. The "current" issue time t pointing to the open instruction word is incremented whenever the next instruction cannot be issued at time t (because issue units or required resources are occupied or required operand data are not ready yet), such that the instruction word at time t + 1 is opened and the instruction word at time t is closed. Proceeding in this way, the "current" issue time t is just the reference time (s) of the schedule s being constructed (see Figure 2) .
As an example, in Figure 1 Generally there may exist several possible linearizations for a strongly linearizable schedule s, but their in-order compactions will all result in the same schedule s again.
In-order compaction fits well to scheduling methods that are based on topological sorting of the data dependence graph, because such schedules can be constructed (and optimized) incrementally; this is, for instance, exploited in the dynamic programming algorithms in OPTIMIST [20] . In the context of in-order compaction of strongly linearizable schedules it is thus well-defined to speak about appending an instruction y to a schedule s (namely, assigning it an issue slot as early as possible but not earlier than (s), resulting in a new schedule) and about a prefix s 0 of a schedule s (namely the in-order compaction of the prefix s 0 of a suitable linearization s of s).
Finally, we note the following inclusion relationship: Proof. S 0 = s, i.e., S 0 is obtained by linearizing s as defined above.
Weakly linearizable schedules
In a non-strongly-linearizable schedule s 2 S there is a time t 2 f 1 : : : (s)g such that no instruction issued in s at time t is tightly scheduled. The class of weakly linearizable schedules comprises the strongly and nonstrongly linearizable schedules.
Non-strongly linearizable schedules s, such as those in Figure 1 (iii) and (iv), can only be linearized if explicit NOP instructions are issued in the linearized version to occupy certain units and thereby delay the placement of instructions that are subsequently issued on that unit. In Figure 1 (iii), we could reconstruct the schedule, e.g., from the sequence ha d NOP1 b c i where NOP1 denotes an explicit NOP instruction on unit 1.
In principle, all schedules in S are weakly linearizable, as an arbitrary number of explicit NOPs could be used to guide in-order compaction to produce the desired result. However, some non-strongly linearizable schedules such as that in Figure 1 (iii) may be superior to greedy or strongly linearizable schedules if register need or energy consumption are the main optimization criteria.
Non-dawdling schedules
Now we will identify a finite-sized subset of S that avoids obviously useless cycles and may require only a limited number of NOPs to guide in-order compaction.
We call a schedule s 2 S dawdling if there is a time slot t 2 f1 : : : (s)g such that (a) no instruction in s is issued at time t, and (b) no instruction in s is running at time t, i.e., has been issued earlier than t, occupies some resource at time t, and delivers its result at the end of t or later (see Figure 1 (iv) for an example). In other words, the computation makes no progress at time t, and time slot t could therefore be removed completely without violating any data dependences or resource constraints. Hence, dawdling schedules are never time-optimal. They are never energy-optimal either, as, according to standard energy models, such a useless cycle still consumes a certain base energy and does not contribute to any energy-decreasing effect (such as closing up in time instructions using the same resource) [19] . By repeated removal of such useless time slots, each dawdling schedule could eventually be transformed into a non-dawdling schedule. It is obvious that a dawdling schedule always requires explicit . 3 . Example of a negative latency along an antidependence edge in the basic block's data dependence graph (adapted from [28] ). Here, instruction A reads in its second cycle (R) a register that the longer-running instruction B overwrites (W ) in its last cycle (disjoint resources are assumed). Instruction B could thus be issued up to 3 cycles earlier than A without violating the antidependence, i.e., the latency from A to B is ;3. However, scheduling methods based on topological sorting of the DAG and greedy or in-order compaction are, in general, unable to issue a dependent instruction earlier than its DAG predecessor.
NOPs for linearization, i.e., is not strongly linearizable. There are also non-dawdling schedules (such as that in Figure 1 (iii)) that are not strongly linearizable.
Even for a fixed basic block of n instructions, there are infinitely many dawdling schedules, as arbitrarily many non-productive cycles could be inserted. There are, however, only finitely many non-dawdling schedules, as there are only n instructions and, in each clock cycle, at least one of them progresses in a non-dawdling schedule. Hence, both from a time optimization and energy optimization point of view, dawdling schedules can be safely ignored.
An extension of OPTIMIST to scan all (topsort-generatable) non-dawdling schedules is possible by considering, when appending another instruction to a schedule, all possibilities for issuing NOP instructions to any issue unit up to the longest latency of running instructions, thus without introducing a useless cycle.
Schedules generatable by topological sorting
For certain architectures and combinations of dependent instructions, negative latencies could occur. For instance, if there were pre-assigned registers, there may be antidependences with negative latencies. This means that an optimal schedule may actually have to issue an instruction earlier than its predecessor in the dependence graph (see Figure 3 for an example).
In VLIW scheduling, such cases cannot be modeled in a straightforward way if methods based on topological sorting of the dependence graph and in-order compaction are used, because these rely on the causal correspondence between the direction of DAG edges and the relative issue order of instructions.
Likewise, superscalar processors could exploit this additional scheduling slack only if out-of-order issue is possible.
This case demonstrates a general drawback of all methods based on topological sorting of the data dependence graph, such as list scheduling [9] , Vegdahl's approach [29] and OPTIMIST [20] , or Chou and Chung's branch-and-bound search for superscalar processors [8] . Workarounds to deal with the negative latency problem may though be possible. A local and very limited workaround could consist in defining superinstructions for frequently occurring types of antidependence chains that are discovered as a whole and treated specially. Another possibility is to build schedules from sequences by greedy or in-order compaction as before but to allow non-causal instruction sequences as input, where a successor node may appear in the sequence before its predecessor. Non-causal sequences cannot be generated by topological sorting; instead, all permutations would be eligible. However, this may lead to deadlocks, namely when a free slot is needed at some position in the "past" that has already been occupied. In contrast, causal sequences in connection with monotonic compaction algorithms such as greedy or in-order compaction are deadlock-free, as the schedule can always "grow" in the direction of the time axis. A third possibility to exploit negative latencies could be to keep causal instruction sequences but consider out-of-order compaction. This, however, may delete the direct correspondence between compacted schedule and linearized forms, such as the notion of a schedule prefix as defined above, unless additional restrictions are introduced.
A more elegant solution to this problem of negative latencies can be provided by integer linear programming, which does not at all involve the notion of causality because the declarative formulation of an ILP instance as a system of inequalities is naturally acausal. (Internally, ILP solvers may certainly consider the integer variables in some order, which however is generally not under the control of the user.) Figure 4 surveys the inclusion relationships between the various classes that we have derived in this section. In the cases described in the previous subsection, the set of timeoptimal (dashed) schedules may actually not include any topsort-generatable schedule (shaded area) at all. In any case, it will be sufficient to only consider greedy schedules if a time-optimal schedule is sought, and non-dawdling schedules if looking for an energy-optimal schedule.
Summary: Hierarchy of classes
Instruction selection maps IR nodes to semantically equivalent target instructions. In compilers, this is usually realized by pattern matching, where the compiler writer specifies, for each target processor instruction, one or several small graphs consisting of IR node and edge templates, often in the form of a tree. Such a pattern matches (or covers) a subgraph of the IR if an isomorphic mapping can be found. Certainly, there are many possible partitionings of the IR into coverable subgraphs, and for each subgraph there may exist multiple possible coverings. A valid instruction selection is one where each IR node is covered exactly once.
Certainly, better code for the corresponding source-level basic block might be found if different instructions were selected in the instruction selection phase. This is one of the reasons why integrated methods that consider instruction selection, scheduling and maybe other code generation problems such as partitioning or register allocation simultaneously. We refer to previous work [20] for more details.
Even if we admit backtracking of instruction selection to explore potentially better conditions for instruction scheduling, compiler back-ends can generally only consider those target schedules that can be derived from covering the IR with formally specified patterns for instructions in the given, formally specified instruction set. Such a collection of patterns can only yield a conservative approximation to the -in general, undecidable-complete set of codes with the same semantics as the corresponding IR-level DAG. There may thus exist a more involved composition of instructions that computes the same semantic function as defined by the IR DAG in even shorter time, but there is no corresponding covering of the DAG. Finding such an advanced code by exhaustively enumerating arbitrary program fragments and semiautomatically testing or formally verifying them to see whether their behavior is as desired, is known as superoptimization [17, 22] .
Conclusion
We have characterized various classes of VLIW schedules and identified some limitations of scheduling methods that are based on topological sorting.
For optimization purposes, it is sufficient to only consider a finite subset of the overall (infinite) set S of VLIW schedules. For finding a time-optimal schedule, it is safe to only consider greedy schedules (or any enclosing superclass). Actually, the OP-TIMIST optimizer, which is based on topological sorting, scans the somewhat larger class of strongly linearizable schedules, mainly for technical reasons. For finding an energy-optimal schedule, we can limit our search space to non-dawdling schedules. We can also conclude that scheduling methods based on integer linear programming are, under certain circumstances, superior to methods based on topological sorting of the dependence graph.
Scheduling depends on other decisions made earlier or simultaneously in the code generation process. Alternative choices in instruction selection, partitioning, or register allocation may have considerable influence on scheduling. In [20] and [4] we described integrated code generation methods that solve these problems simultaneously.
Still, instruction selection will be limited by the amount of formally specified semantic equivalences that were supplied by the compiler designer.
